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Abstract. Deep learning has signiﬁcantly advanced the state of the
art in artiﬁcial intelligence, gaining wide popularity from both indus-
try and academia. Special interest is around Convolutional Neural Net-
works (CNN), which take inspiration from the hierarchical structure
of the visual cortex, to form deep layers of convolutional operations,
along with fully connected classiﬁers. Hardware implementations of these
deep CNN architectures are challenged with memory bottlenecks that
require many convolution and fully-connected layers demanding large
amount of communication for parallel computation. Multi-core CPU
based solutions have demonstrated their inadequacy for this problem
due to the memory wall and low parallelism. Many-core GPU architec-
tures show superior performance but they consume high power and also
have memory constraints due to inconsistencies between cache and main
memory. OpenCL is commonly used to describe these architectures for
their execution on GPGPUs or FPGAs. FPGA design solutions are also
actively being explored, which allow implementing the memory hierar-
chy using embedded parallel BlockRAMs. This boosts the parallel use
of shared memory elements between multiple processing units, avoid-
ing data replicability and inconsistencies. This makes FPGAs poten-
tially powerful solutions for real-time classiﬁcation of CNNs. In this
paper both Altera and Xilinx adopted OpenCL co-design frameworks
for pseudo-automatic development solutions are evaluated. A compre-
hensive evaluation and comparison for a 5-layer deep CNN is presented.
Hardware resources, temporal performance and the OpenCL architec-
ture for CNNs are discussed. Xilinx demonstrates faster synthesis, better
FPGA resource utilization and more compact boards. Altera provides
multi-platforms tools, mature design community and better execution
times.
Keywords: Deep learning · Convolutional Neural Network · Hardware
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1 Introduction
In recent years, throughout a series of breakthrough algorithms [1–5], convolu-
tional neural networks signiﬁcantly improved the state-of-the-art in large-scale
image recognition tasks. Driven by such success, CNNs have become widespread
across a broad range of applications including vision, object detection, speech
recognition, autonomous driving, image captioning, etc.
Typically CNNs consists of a large number of deep layers, and could involve
hundreds of millions of parameters (i.e. convolution kernels, bias). Using high-
end GPGPUs (General Purpose Graphic Processing Units), the networks are
trained iteratively using back-propagation algorithm for days or weeks, and then
the networks with trained weights can be deployed onto hardware for classiﬁca-
tion tasks. There has been a number of prior works [6–12] that built hardware on
diﬀerent platforms for eﬃcient CNN implementation (as accelerators or complete
architecture on hardware), such as FPGA [6–9] and ASIC (application-speciﬁc
integrated circuits) [10–12]. ASIC or custom chip designs show better energy-
eﬃciency, but may not ﬂexibly map various CNN algorithms easily with the
rigid circuits. On the other hand, FPGA platforms are much more ﬂexible and
could easily map any given CNN algorithm with hardware optimizations. For
FPGAs, the designers could perform manual RTL designs [7], but using high-
level synthesis tools could prove eﬀective [8,9] in terms of design time and wide
design space exploration. The authors in [8] employed HLS tools in Xilinx frame-
work to optimize CNN implementation, while the authors in [9] explored Open
Computing Language (OpenCL) based implementation in Altera framework for
throughput optimization of CNNs.
Since the high-level synthesis tools are developed diﬀerently within diﬀerent
frameworks of Xilinx and Altera, it is diﬃcult to determine which option or
FPGA chip would be the best candidate for certain objectives (area, speed, etc.)
from the designers point of view. In this paper, we provide a comprehensive
evaluation and comparison of the same CNN using both Xilinx and Alteras
OpenCL-based high-level synthesis tool ﬂows.
The remainder of the paper is organized as follows. In Sect. 2, the OpenCL
programming and models are described. In Sect. 3, Alteras OpenCL design ﬂow
and hardware system is discussed, while Xilinxs SDAaccel design ﬂow and hard-
ware platform is presented in Sect. 4. LeNet-5 ConvNet [13] for MNIST data-
base digits classiﬁcation scenario is presented in Sect. 5. In Sect. 6, the hardware
results and implementation are compared between the two designs from diﬀerent
vendors in a comprehensive manner. The paper is concluded in Sect. 7.
2 OpenCL for FPGA
Parallel computing has considerably improved in the last years thanks to the
technology scaling favors. In the past decade, parallelism improvement started
to be oriented to multi-core architectures for general purpose computers, or
many-core to more speciﬁc solutions, as GPGPUs. For example, the Tesla K80
accelerator has 4,992 cores with a dual-GPU design that allows up to 2.9 double
precision TFLOPS or 8.73 single-precision TFLOPS [14]. Special interest has
existed for the FPGAs and SoC framework that includes programmable logic
cells oriented to embedded co-design solutions.
To implement a given CNN model onto FPGA hardware, we start from the
publicly available codes in the Caﬀe framework [15]. The input image for the
CNN model is converted to a text ﬁle from Python interface in Caﬀe and the
text ﬁle is read from OpenCL host code. Using the Python interface in Caﬀe,
both the input data and weights are extracted and fed to the OpenCL host code,
on a batch of input images. The hardware implementation computes till the last
inner product layer output and compares it to the expected output from Caﬀe,
to ensure correct functionality. Typically, the CNN models in Caﬀe are realized
using double-precision values for the nodes and the weights. Considering eﬃcient
hardware implementation, we ﬁrst ﬁnd out how much precision reduction could
be achieved while having minimal degradation in the ﬁnal classiﬁcation accuracy,
and this reduced precision will be used when the OpenCL codes are written.
Fig. 1. OpenCL platform model.
The OpenCL platform model [16] consists of a host computer connected to
several devices. Each OpenCL device is divided into compute units (CUs). Each
CU is divided into processing elements (PE), where computations occur (Fig. 1).
The OpenCL application is implemented as both host code and device kernel
code. Each part will run in their speciﬁc hardware. The host code submits each
kernel code as commands from the host to PEs through the memory hierarchy.
Regarding to the execution model, OpenCL has two units of execution: kernels
that execute in one or more platforms, and a host program that executes on a
host computer. Kernels execute the computation through work-items (with an
associated ID), which are executed in groups (work-groups). The context of what
the kernel executes is deﬁned by the host. The host program uses the OpenCL
API to create and manage the context. This API has a set of functions that
enable the host interaction with devices through a command-queue. There are
three main commands: kernel (to order the kernel execution), memory (data
transfer between host and devices) and synchronization (synchronize points for
order deﬁnition between commands). When a kernel-enqueue command submits
a kernel for execution, an index space is deﬁned. This index space is called
NDRange in OpenCL, which corresponds to an N-dimensional index space. N is
1, 2 or 3. The NDRange is decomposed into work-groups forming blocks. It is
deﬁned by three integer arrays: global size (the extent of the index space in each
dimension), an oﬀset index (initial value of indices in each dimension), and the
local-size (size of the work-group in each dimension).
The memory model consists of four regions in OpenCL for work-item execu-
tion. Global memory is where all work-items of all work-groups have to read and
write data. These accesses must be cached. Constant memory is a region that
remains without changes during the kernel execution. The host initializes this
memory. Local memory is the one used by work-groups locally. It is shared by
all work-items. It can be mapped into regions of the global memory. And private
memory is a memory region that is only visible for a work-item, such that any
other work-item cannot access this memory of a particular work-item. Data ﬂow
between memory regions is controlled through commands that the host enqueues.
The memory consistency is guaranteed in a work-item and between a work-group
and all its work-items, but there is no guarantee of memory consistency between
diﬀerent work-groups executing a kernel.
In OpenCL, there are mainly two ways to parallelize a kernel : (1) using
multiple compute-units (CUs) in parallel (see Fig. 2, left), and (2) vectorising
data processing through SIMD kernels with a unique CU (see Fig. 2, right).
When multiple CUs are used in parallel, a kernel is replicated and the replicated
kernels work simultaneously, increasing throughput and, therefore, consuming
global memory bandwidth and hardware resources. On the other hand, SIMD
vectorization increases throughput by vectoring kernels, which allows processing
multiple work items in a single instruction (SIMD). This alternative is more
eﬃcient than using several CUs because it only duplicates the data paths. In
this paper, SIMD experiments are presented because the use of replicated CUs
generates global memory bottlenecks due to many parallel accesses during the
execution.
Fig. 2. Multiple parallel CU (left) versus single CU with SIMD (right).
Finally, there are two supported programming models: data parallel and task
parallel. The data parallel model deﬁnes a computation as a sequence of instruc-
tions applied to multiple elements of a memory. On the other hand, the task
parallel model requires the kernel to be executed in a single work-item of a
work-group. In this case, several kernels can be executed in parallel. Synchro-
nization is possible between work-items of a work-group or through two types of
enqueued commands: barrier (it ensures all previous commands have been exe-
cuted) or wait-on-an-event (the command to be executed waits for a particular
event in memory before executing itself).
3 Altera OpenCL
Altera OpenCL (AOCL) is a framework for developing host applications that
send kernels to be executed in parallel in FPGA resources. Work-groups,
their work-items and memory models are implemented automatically in FPGA
resources from an OpenCL description of the kernels and a C++ host application
calling diﬀerent functions from API libraries, such as: set buﬀers, call kernels,
synchronize through events and read results. AOCL allows users to abstract the
traditional hardware FPGA development ﬂow and instead work with a much
faster and higher-level software development ﬂow. Using this design ﬂow, it is
possible to emulate OpenCL code in a FPGA, generating synthesis report ﬁles
as timing or resources summaries.
Fig. 3. Bottom Terasic DE5-Net Altera platform. Top Alpha-Data ADM-PCIE-7V3
Xilinx platform.
The design ﬂow consists of two parts: host software application and kernel
accelerator hardware on FPGA. The concept is that host sends data to the ker-
nels, where complex calculations are accelerated. The design ﬂow for an Altera
board using OpenCL consists of several steps. The ﬁrst step is to describe the
functionality of the kernels using C/C++ and then to optimize each kernel apply-
ing OpenCL directives to generate a *.cl ﬁle. In addition, a host application must
be written in C/C++ using the recommended environment. The OpenCL imple-
mentation of the LeNet-5 CNN for MNIST handwritten digit recognition [13]
has been deployed on a Terasic DE5-Net (see Fig. 3). This board supports Altera
OpenCL and its main characteristics include up to 8GB DDR3 RAM memory
running at 800MHz, 72Mb SRAM running at 550MHz, PCIe-x8 and Altera
Stratix V GX-5SGXEA7N-2F45C2 FPGA, which features are shown in Table 1.
Table 1. Right resources of Alpha-Data ADM-PCIE-7V3 Xilinx platform. Left
resources of Terasic DE5-Net Altera platform
Resource Amount Resource Amount
Logic elements (K) 622 Logic cells (K) 693
M20K (Blocks/Mbits) 2560/50 Slices (K) 108
18-bit 18-bit Multipliers 512 Distributed RAM(Kb) 10
27-bit 27-bit Multipliers 256 DSP slices 3600
Block RAM (#/Mb) 2940/53
4 Xilinx SDAccel
The SDAccel [17] development environment is a command line based tool suite
for compiling OpenCL programs into a Xilinx FPGA device. The design ﬂow is
similar to AOCL in terms of host and kernel descriptions. Directives and API
must be replaced when same project is developed for both vendor environments.
SDAccel runs on RedHat Linux OS in a batch mode using a command ﬁle.
These commands allow to deﬁne the solution name, adding the target device and
host ﬁles, creating the kernels and adding the ﬁles where they are implemented,
creating the Xilinx OpenCL compute unit binary ﬁle, and building and packaging
the systems. Several CUs per kernel can be implemented. Each CU can have
several PEs, which emulates the SIMD architecture. One important advantage
over the Altera tool is that SDAccel lets the programmer to test the application
(emulation on CPU) before compiling and generating the FPGA binary ﬁle. A
disadvantage is that SDAccel is less mature than AOCL.
SDAccel allows hardware emulation of the codesign program before building
the system for FPGA. Hardware emulation is slower than CPU emulation since
it uses a hardware simulator, but this emulation reproduces the ﬁnal design on
FPGA. The main advantage of using hardware emulation is to avoid the long
implementation times (8 h on average for this work).
Table 2. Test results: No parallelism/Unroll/SIMD
Kernel Name Exec. time (ms)
Logic Cells
/ Elem. (K)
DSP slices BRAM (Kb)
Xilinx Virtex 7 690T
conv pool1 3.63 / 1.96 / 1.96 4.9 / 6.2 / 5.1 11 / 11 / 11 180 / 216 / 216
conv2 7.62 / 4.92 / 4.92 4.8 / 4.8 / 4.9 11 / 11 / 11 108 / 144 / 144
pool2 0.03 / 0.06 / 0.06 3.0 / 4.0 / 3.0 4 / 4 / 4 72 / 144 / 144
ip1 relu 0.55 / 0.55 / 0.55 4.2 / 4.2 / 4.2 11 / 11 / 11 72 / 72 / 72
ip2 0.35 / 0.35 / 0.35 4.0 / 3.0 / 4.0 9 / 9 / 9 72 / 72 / 72
Altera Stratix V GXA-7
conv pool1 1.01 / 1.01 / 0.98 145.7 / 42.3 / 73.7 8 / 31 / 57 5225 / 6205 / 11200
conv2 3.95 / 3.96 / 4.27 300.5 / 34.0 / 34.0 8 / 31 / 31 3207 / 4882 / 4900
pool2 0.08 / 0.07 / 0.13 6.9 / 6.9 / 6.8 2 / 2 / 2 279 / 273 / 279
ip1 relu 1.01 / 1.81 / 2.02 5.8 / 5.8 / 5.8 4 / 4 / 4 1471 / 1470 / 1500
ip2 0.15 / 0.14 / 0.13 5.7 / 5.7 / 5.7 4 / 4 / 4 1471 / 1470 / 1500
After emulation, the ﬁnal step is to build the system in the real hardware of
the target device. When the compilation/implementation is completed, a num-
ber of ﬁles have been created to run the application, such as the executable, the
Xilinx OpenCL binary container (*.xclbin) and the FPGA programming ﬁle. For
these experiments, the Alpha Data ADM-PCIE-7V3 [18] board (see Fig. 3) has
been used under the CentOS 6.6 operating system. The main features include two
8GB ECC-SODIMM memory up to 1333MT/s (faster than Altera DE5 plat-
form), one PCI Express Gen3 x8 and Xilinx Virtex 7 XC7VX690T-2FFG1157C.
The features of the FPGA are listed in Table 2. Besides the DSP slices, the
speciﬁcation of the FPGA is similar to that of Alteras Stratix V-GXA7.
5 LeNet-5 and MNIST Scenario
LeNet-5 CNN [13] architecture (shown in Fig. 5) serves as the baseline for many
recent CNN-based classiﬁcation algorithms. It combines three architectural ideas
to ensure a certain degree of shift, scale and distortion invariance: local recep-
tive ﬁelds, shared weights and spatial sub-sampling. The input layer represents
a size-normalized and centered image. In this case, the size corresponds to the
size of MNIST database digits (28× 28). The ﬁrst layer (C1) is the result of a
set of convolutions over the input image. Each pixel in C1 receives inputs from
a set of units located in a small neighborhood of the previous layer. This rep-
resents the kernel of the convolution (5× 5 in our case). These operations are
able to learn and extract elementary visual features, such as edges, end-points,
and corners. The combination of these features by subsequent layers are able to
detect higher-order features. C1 in this example extracts 20 features from the
input image. S2 performs a sub-sampling operation of local averaging, reducing
the resolution of the feature maps where distinctive features are encoded. Typ-
ically, these convolution and sub-sampling layers are sequentially instantiated
for feature map combinations. They are implemented in a bi-pyramid way: at
each layer, the number of feature maps is increased as the spatial resolution is
decreased. C3 is a convolution layer for 50 smaller feature maps and S4 is the
corresponding sub-sampling layer that performs the same operation as that in
S2. C3 combines all of the S2 features. The last layer of this CNN is a fully-
connected classiﬁer with 500 input neurons and 10 output neurons, which also
includes a Rectiﬁcation Linear Unit (ReLU).
6 Comparison Study
The implementation of this Le-Net5 using the OpenCL framework impose some
restrictions. Figure 4 (bottom) shows the block diagram of the OpenCL solution.
It can be seen that the host application, running on a computer, sends input
images and kernel weights to the logic through PCIe interface. Data is then
stored in the DDR memory in the platform, called Global Memory. This mem-
ory is continuously and iteratively accessed by the logic (FPGA) through all the
Fig. 4. LeNet-5 ConvNet architecture (top) for MNIST digit recognition (middle) and
its OpenCL based hardware block diagram (bottom).
parallel devices physically implemented in hardware. The CNN is structured in 5
kernels (stages), where ﬁrst kernel implements ﬁrst layer convolutions and their
subsampling operations (conv pool1); second kernel performs the second layer
convolutions (conv2), which is more complex since it has to take results from
20 instances of previous layer, and perform convolutions for 50 instances of this
second layer. Then, the third kernel implements the second subsampling oper-
ations (pool2). The forth kernel has 500 instances for the classiﬁer unit, whose
inputs are the outputs of the previous 50 instances (ip1 relu). Each of these 500
devices send their output to a ﬁnal layer with 10 instances (one per digit) to
categorize the winner digit in the classiﬁcation (ip2). Each of these devices read
the global memory, process the corresponding operation, and then write back the
results to the global memory. Consecutive kernels (stages or layers of the CNN)
execute in-order, which are controlled by special events included during OpenCL
compilations. This architecture needs a high bandwidth DDR memory interface
to support all required parallel instances. OpenCL can implement each kernel
in a replicated manner as many times in parallel as possible, or it can execute
one after the other sequentially if no parallelism can be implemented. As more
parallelism is employed, the global memory behavior worsens. The main diﬀer-
ence between Altera and Xilinx platforms is the DDR3 on-board memory speed
(800MHz for Altera and 1333MHz for Xilinx) as mentioned previously. OpenCL
allows other memory implementations to avoid this shared memory bottleneck,
like local pipes that connect two devices directly in the logic. Each of these pipes
is implemented through small FIFOs as a point-to-point communication channel
between two devices. For CNNs, these pipes do not represent a feasible solution
because internal convolution layers, such as C3 in this case, have to read all the
S2 outputs and combine them into each of the 50 C3 outputs. This represents
50 pipes at C3 per for each of the 20 S2 units, which is not viable, in terms
of resource consumption, for the selected platforms. Therefore, we selected the
global memory interface as the possible solution to work for both platforms, and
we provide a comprehensive comparison. Three diﬀerent tests have been devel-
oped for these platforms with the Le-Net5. The ﬁrst test consists of comparing
each FPGA executing each layer of the CNN without any kind of parallelism.
The second test aims to do same measurements when loops are unrolled. For
the last test, SIMD directives have been included to vectorise each layer. Table 3
Table 3. Acceleration comparison
Kernel
Name
Xilinx vs
Altera
Acceleration
% Acceleration
conv pool1 3.59 / 1.94 / 2 259 / 94 / 100
conv2 1.92 / 1.24 / 1.15 92 / 24 / 15
pool2 -2.66 / 1.16 / 2.16 -166 / -16 / -116
ip1 relu -1.83 / 3.29 / 3.67 -83 / -229 / -267
ip2 2.33 / 2.5 / 2.69 133 / 150 / 169
shows the results of these three experiments. Execution times, logic resources,
the number of DSP units and needed blockRAM are shown per kernel. In gen-
eral, execution time is improved upon employing more parallelism up to a limit.
The limit occurs due to the bottleneck that the global memory accesses impose.
As expected, the usage of logic gates and DSP units increases when parallelism is
increased. Altera tools are able to extract much more parallelism than Xilinx, as
it can be seen on logic elements/cells and DSP utilization. There are very small
diﬀerences between unrolling and SIMD for both platforms for this experiment.
Altera tool is able to extract more aggregation for SIMD than Xilinx. In fact,
for Xilinx, both unrolling and SIMD have almost same results.
7 Real Time Experiment
In order to demonstrate the diﬀerent DDR memory bandwidth limits of these two
platforms, the same real-time experiment has been performed in both platforms.
The experiment consists of connecting a webcam to the host application, which
continuously reads in an image frame, normalizing it and resizing to 28× 28 pix-
els using OpenCV libraries. The host sends kernels parameters in the beginning
and then it iterates the process of acquiring an image frame, pre-processing it,
sending it to the platform and checking the ﬁnal classiﬁcation results. The on-
board DDR in the Altera platform could not support the memory bandwidth
required by this demonstration and the time per frame is continuously increas-
ing (starting at 10ms per frame). In contrast, Xilinx platform supported this
real-time experiment owing to the higher DDR bandwidth. Results show that
time increases when parallelism is applied. This is due to memory bandwidth
when multiple access to global memory are done. Bottlenecks slow down kernel
increasing execution time. Figure 5 shows a screen-shot of the real time running
Fig. 5. LeNet-5 ConvNet architecture (top) for MNIST digit recognition (middle) and
its OpenCL based hardware block diagram (bottom).
demonstration. In general, logic elements, DSP and BlockRAM have increased
when parallelized directives are applied. However, the time does not get better
due to bottleneck generated by DDR memory bandwidth. Table 3 represents the
acceleration between vendors. Execution times for Xilinx are much better than
Altera except for pool2 and ip1 relu stages.
8 Conclusions
This work presents a comparison between two OpenCL FPGA-based platforms
(Altera and Xilinx) executing a convolutional neural network. Results show that
the Altera platform has better execution time for each kernel than the Xilinx
platform for all test scenarios. However, the Xilinx platform requires less FPGA
resources than the Altera counterpart to execute the same CNN model. The real-
time experiment developed for both platforms has demonstrated that the DDR
memory bandwidth is crucial for the global memory communication architec-
ture. Other memory architectures, such as pipes, were implemented internally
to the FPGA without requiring any oﬀ-chip memory bandwidth, but it was
insuﬃcient for CNNs because of their point-to-point connections. A new mem-
ory model that allows having double-buﬀered memory spread on the FPGA
blockRAM will avoid the bottlenecks identiﬁed in this work. This will allow
having more CUs in parallel to further improve the performance. Therefore,
beyond the diﬀerences between the platforms, this presented exploratory work
for implementing full CNNs architectures on FPGA with OpenCL, shows that
proposed codesing architecture lacks on memory bandwidth because of the dense
connections between layers.
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